## ISL85415EVAL2Z Wide VIN Negative V OUt Sync Buck-Boost Regulator up to 500 mA

## Description

The ISL85415EVAL2Z kit is intended for use for point-of-load applications sourcing from 3 V to 36 V . The kit is used to demonstrate the performance of the ISL85415 wide $\mathrm{V}_{\text {IN }}$ low quiescent current high efficiency sync buck regulator in negative output configuration with up to 500 mA output current.

The ISL85415 is offered in a $4 m m x 3 m m 12$ Ld DFN package with 1 mm maximum height. The converter occupies $2.418 \mathrm{~cm}^{2}$ area.

## Specifications

This board has been configured and optimized for the following operating conditions:

- $\mathrm{V}_{\mathrm{IN}}=3 \mathrm{~V}$ to 31 V
- $\mathrm{V}_{\text {OUT }}=-5 \mathrm{~V}$
- $\mathrm{I}_{\mathrm{MAX}}=700 \mathrm{~mA}\left(\right.$ at $\left.\mathrm{V}_{\mathrm{IN}}=31 \mathrm{~V}\right)$
- Peak efficiency: $>85.6 \%$ at $250 \mathrm{~mA}, \mathrm{~V}_{\mathrm{IN}}=12 \mathrm{~V}$
- Board temperature: $+25^{\circ} \mathrm{C}$


## References

ISL85415 Datasheet

## Key Features

- Wide input voltage range 3 V to 36 V
- Synchronous operation for high efficiency
- Integrated high-side and low-side NMOS devices
- Programmable switching frequency (fixed or externally synchronized)
- Continuous output current up to 500 mA (refer to Figure 7)
- Internal or external soft-start
- Minimal external components required
- Power-good and enable functions available
- On-board jumper for selecting PFM or forced PWM at light loads
- On-board EN switch


## Recommended Equipment

The following materials are recommended to perform testing:

- 0 V to 50 V power supply with at least 2A source current capability
- Electronic loads capable of sinking current up to 1.5A
- Digital Multimeters (DMMs)
- 100MHz quad-trace oscilloscope


## Ordering Information

| PART NUMBER | DESCRIPTION |
| :---: | :--- |
| ISL85415EVAL2Z | Wide $\mathrm{V}_{\text {IN }}$ (3V-31V) Negative V ${ }_{\text {OUT }}$ Sync <br> Buck-Boost Integrated FET Regulator up <br> to 500mA |

TABLE 1. EXTERNAL COMPONENT SELECTION

| $V_{\text {OUT }}$ <br> (V) | $\begin{gathered} \mathrm{L}_{1} \\ (\mu \mathrm{H}) \end{gathered}$ | $\begin{gathered} \mathrm{C}_{5+} \mathrm{C}_{6} \\ (\mu \mathrm{~F}) \end{gathered}$ | $\begin{gathered} \mathbf{R}_{\mathbf{1}} \\ (\mathrm{k} \Omega) \end{gathered}$ | $\begin{gathered} \mathbf{R}_{\mathbf{2}} \\ (\mathbf{k} \Omega) \end{gathered}$ | $\begin{gathered} \mathrm{C}_{4} \\ (\mathrm{pF}) \end{gathered}$ | $\begin{gathered} \mathbf{R}_{\mathrm{FS}} \\ (\mathrm{k} \Omega) \end{gathered}$ | $\begin{gathered} R_{\mathbf{3}} \\ (k \Omega) \end{gathered}$ | $\begin{gathered} C_{7} \\ (\mathrm{pF}) \end{gathered}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| -12 | 45 | 10 | 90.9 | 4.75 | 22 | 115 | 51.1 | 470 |
| -5 | 22 | 2x22 | 90.9 | 12.4 | 100 | 120 | 51.1 | 470 |
| -3.3 | 22 | 2x22 | 90.9 | 20 | 100 | 120 | 51.1 | 470 |

## PCB Layout Guidelines

The ISL85415EVAL2Z PCB layout has been optimized for electrical and thermal performance. Proper layout of the power converter will minimize EMI and noise while insuring first pass success of the design.

PCB layouts are provided in multiple formats on the Intersil web site. In addition, Figures 3 to $\underline{6}$ will clarify the important points in PCB layout. In reality, PCB layout of the ISL85415EVAL2Z is quite simple.

A multi-layer printed circuit board with GND plane is recommended. Figure 3 shows the connections of the critical components in the converter. The most critical connections are to tie the PGND pin to the package GND pad and then use vias to directly connect the GND pad to the system GND plane. This connection of the GND pad to system plane insures a low impedance path for all return current, as well as an excellent thermal path to dissipate heat.

With this connection made, place the high frequency MLCC input capacitors $\mathrm{C}_{1}, \mathrm{C}_{2}$ near the VIN pin and use vias directly at the capacitor pads to tie the capacitors to the system GND plane. Also use vias directly at the $\mathrm{C}_{5}, \mathrm{C}_{6}$ output capacitor pads to tie the capacitors to the system GND plane. These measures will minimize the high $\mathrm{dV} / \mathrm{dt}$ and $\mathrm{dl} / \mathrm{dt}$ loops.

Minimize the PHASE connection by placing $L_{1}$ close to the IC and on the same side. Place the BOOT capacitor ( $\mathrm{C}_{3}$ ) very close to the IC.

Place a $1 \mu$ F MLCC near the VCC pin and directly connect its return with a via to the system GND plane.

Keep the power components path ( $\mathrm{L}_{1}, \mathrm{C}_{1}, \mathrm{C}_{2}, \mathrm{C}_{3}, \mathrm{C}_{5}, \mathrm{C}_{6}$ ) separated from the small signal nodes (FB, COMP) and the control components path (FS, SS) by placing the feedback divider close to the FB pin and do not route any feedback components near PHASE or BOOT. If external components are used for SS, COMP or FS, the same advice applies. Connect these control components and small signal noise components to system GND.
Keep the small signal nodes traces (FB, COMP) as short as possible.

## Quick Setup Guide

1. Ensure that the circuit is correctly connected to the supply and loads prior to applying any power.
2. Connect the bias supply to VIN, the plus terminal to VIN (P4) and the negative return to GND (P5).
3. Verify that the position is ON for SW1.
4. Turn on the power supply.
5. Verify the output voltage is $-5 V$ for $-V_{N E G}(P 7)$.

## Evaluating the Other Output Voltages

The ISL85415VAL1Z kit output is preset to -5 V , however the output can be adjusted from -3.3 V to -12 V . The output voltage programming resistor, $\mathbf{R}_{2}$, will depend on the desired output voltage of the regulator and the value of the feedback resistor $\mathrm{R}_{1}$, as shown in Equation 1.

$$
\begin{equation*}
R_{2}=R_{1}\left(\frac{0.6}{V_{O U T}-0.6}\right) \tag{EQ.1}
\end{equation*}
$$

Table 1 shows the component selection that should be used for the respective $\mathrm{V}_{\text {OUTs }}$ of $-3.3 \mathrm{~V},-5 \mathrm{~V}$ and -12 V .

The curves in Figure 7 indicate the maximum output current the converter can deliver as a function of the input voltage and the selected output voltage configuration.

Figures 8,9 and 10 show the efficiency for different input voltage, output voltage and load combinations. Figures 11, 12 and 13 show the output regulation with load while Figures 14, 15 and 16 show the output regulation with input voltage, for different output voltages. Figures 17 to $\underline{21}$ show some performance curves of the board during start-up, shutdown, steady state, and load transient.

## Frequency Control

The ISL85415 has an FS pin that controls the frequency of operation. Programmable frequency allows for optimization between efficiency and external component size. It also allows low frequency operation for low $V_{\text {OUTs }}$ when minimum on time would limit the operation otherwise. Default switching frequency is 500 kHz when FS is tied to $\mathrm{V}_{\mathrm{CC}}\left(\mathrm{R}_{10}=0\right)$. By removing $\mathrm{R}_{10}$, the switching frequency could be changed from $300 \mathrm{kHz}\left(\mathrm{R}_{12}=\right.$ $340 \mathrm{k})$ to $2 \mathrm{MHz}\left(\mathrm{R}_{12}=32.4 \mathrm{k}\right)$. Please refer to the $\underline{\mathrm{ISL85415}}$ datasheet for calculating the value of $R_{10}$. Do not leave this pin floating.

## Disabling/Enabling Function

The ISL85415EVAL2Z evaluation board contains a SW1 switch that enables or disables the part, thus allowing low quiescent current state. Table 2 details this function.

TABLE 2. SWITCH SETTINGS

| SW1 | ON/OFF CONTROL |  |
| :---: | :--- | :--- |
| ON | Enable V OUT |  |
| OFF | Disable V $_{\text {OUT }}$ |  |

## Application Note 1934

## SYNC Control

The ISL85415EVAL2Z evaluation board has a SYNC pin that allows external synchronization frequency to be applied. Default board configuration has $\mathrm{R}_{6}=200 \mathrm{k}$ to $\mathrm{V}_{\mathrm{CC}}$, which defaults to PWM operation mode and also to the pre-selected switching frequency set by $R_{12}$ (see datasheet and previous section "Frequency Control" on page 2 for details). If this pin is tied to

GND the IC will operate in PFM mode. JP1 switch allows to force the PFM or PWM modes.

## Soft-Start /COMP Control

$\mathrm{R}_{15}$ selects between internal ( $\mathrm{R}_{15}=0$ ) and external soft-start. $\mathrm{R}_{11}$ selects between internal ( $\mathrm{R}_{11}=0$ ) and external compensation. Please refer to the Pin Description Table (Page 3) of the ISL85415 datasheet.


FIGURE 1. FRONT OF EVALUATION BOARD ISL85415EVAL2Z


FIGURE 2. BACK OF EVALUATION BOARD ISL85415EVAL2Z

## ISL85415EVAL2Z Schematic



## Application Note 1934

## ISL85415EVAL2ZA Bill of Materials

| PART NUMBER | QTY | REF-DES | DESCRIPTION | MANUFACTURER |
| :---: | :---: | :---: | :---: | :---: |
| ISL85415EVAL2ZREVAPCB | 1 | N/A | PCB - ISL85415 NEGATIVE VOUT EVALUATION BOARD | INTERSIL |
| EEV-HA1H330UP/PCE3303CT-ND | 1 | C10 | Capacitor Elect $33 \mu \mathrm{~F} 50 \mathrm{~V}$ CASE SMD | PANASONIC/DIGIKEY |
| H1045-00101-50V5-T | 1 | C4 | CAP, SMD, 0603, 100pF, 50V, 5\%, C0G, ROHS | PANASONIC |
| H1045-00104-50V10-T | 1 | C3 | CAP, SMD, 0603, $0.1 \mu \mathrm{~F}, 50 \mathrm{~V}, 10 \%$, X7R, ROHS | AVX |
| H1045-00105-16V10-T | 1 | C9 | CAP, SMD, 0603, $1 \mu \mathrm{~F}, 16 \mathrm{~V}, 10 \%$, X5R, ROHS | MURATA |
| H1045-00471-50V5-T | 1 | C7 | CAP, SMD, 0603, 470pF, 50V, 5\%, NPO, ROHS | PANASONIC |
| H1065-00106-50V10-T | 2 | C1, C2 | CAP, SMD, 1206, 10 $\mu$, 50V, 10\%, X5R, ROHS | TDK |
| H1065-00226-6R3V20-T | 2 | C5, C6 | CAP, SMD, 1206, $22 \mu \mathrm{~F}, 6.3 \mathrm{~V}, 20 \%$, X5R, ROHS | PANASONIC |
| 131-4353-00 | 2 | J1, J2 | CONN-SCOPE PROBE TEST PT, COMPACT, PCB MNT | TEKTRONIX |
| 68000-236LF | 1 | JP1 | CONN HEADER 3POS VERT, 100 GOLD | TYCO ELECTRONICS |
| 1514-2 | 5 | $\begin{aligned} & \text { P4, P5, P3, } \\ & \text { P7, P9 } \end{aligned}$ | CONN-TURRET, TERMINAL POST, TH | KEYSTONE |
| 5002 | 5 | $\begin{aligned} & \text { P1, P2, P6, } \\ & \text { P8, P10 } \end{aligned}$ | CONN-MINI TEST POINT,VERTICAL,WHITE | KEYSTONE |
| H2511-00200-1/10W1-T | 1 | R4 | RES, SMD, 0603, 20ת, 1/10W, 1\%, TF, ROHS | PANASONIC |
| H2511-00R00-1/10W-T | 1 | R15 | RES, SMD, 0603, 0, 1/10W, TF, ROHS | VENKEL |
| CR0603-10W-5112FT | 1 | R3 | RES, SMD, 0603, 51.1k, 1/10W, 1\%, TF, ROHS | VENKEL |
| RC0603FR-0712K4L | 1 | R2 | RES, SMD, 0603, 12.4k, 1/10W, 1\%, TF, ROHS | YAGEO |
| H2511-09092-1/10W1-T | 1 | R1 | RES, SMD, 0603, 90.9k, 1/10W, 1\%, TF, ROHS | PANASONIC |
| H2511-01203-1/10W1-T | 1 | R12 | RES, SMD, 0603, 120k, 1/10W, 1\%, TF, ROHS | VISHAY/DALE |
| GT11MSCBE | 1 | SW1 | SWITCH-TOGGLE, SMD, 6PIN, SPDT, 2POS, ON-ON | ITT INDUSTRIES/C and K DIVISION |
| DR73-220-R | 1 | L1 | COIL-PWR INDUCTOR, SMD, $7.6 \mathrm{~mm}, 22 \mu \mathrm{H}, 20 \%, 1.62 \mathrm{~A}$, ROHS | COOPER/COILTRONICS |
| ISL85415FRZ | 1 | U1 | IC-500mA BUCK REGULATOR, 12P DFN 3X4 | INTERSIL |
| H1045-DNP | 1 | C8 | CAP, SMD, 0603, DNP-PLACE HOLDER, ROHS | DNI |
| H2511-DNP | 3 | $\begin{aligned} & \text { R8, R10, } \\ & \text { R11 } \end{aligned}$ | RES, SMD, 0603, DNP-PLACE HOLDER, ROHS | DNI |
| H1045-DNP | 1 | CSS | CAP, SMD, 0603, 33000pF, 16V, 10\%, X7R, ROHS | DNI |
| LABEL-RENAME BOARD | 1 |  | ISL85415EVAL2Z. |  |

## ISL85415EVAL2Z Board Layout



FIGURE 3. TOP

## ISL85415EVAL2Z Board Layout (continuod)




## ISL85415EVAL2Z Board Layout (continuod)



FIGURE 6. LAYER 3

## Typical Performance Curves



FIGURE 7. MAXIMUM IOUT vs $\mathrm{V}_{\text {IN }},-\mathrm{V}_{\text {OUT }}$


FIGURE 9. PFM EFFICIENCY, $\mathrm{V}_{\text {OUT }}=-3.3 \mathrm{~V}$


FIGURE 11. PFM LOAD REGULATION, $\mathrm{V}_{\text {OUT }}=-5 \mathrm{~V}$


FIGURE 8. PFM EFFICIENCY, $\mathrm{V}_{\text {OUT }}=-5 \mathrm{~V}$


FIGURE 10. PFM EFFICIENCY, $\mathrm{V}_{\text {OUT }}=-\mathbf{1 2 V}$


FIGURE 12. PFM LOAD REGULATION, $\mathrm{V}_{\text {OUT }}=-3.3 \mathrm{~V}$

## Typical Performance Curves (continued)



FIGURE 13. PFM LOAD REGULATION, $\mathrm{V}_{\text {OUT }}=\mathbf{- 1 2 V}$


FIGURE 15. PFM LINE REGULATION, $V_{\text {OUT }}=-3.3 V, I_{O U T}=300 \mathrm{~mA}$


FIGURE 14. PFM LINE REGULATION, $\mathrm{V}_{\text {OUT }}=-5 \mathrm{~V}, \mathrm{I}_{\text {OUT }}=200 \mathrm{~mA}$


FIGURE 16. PFM LINE REGULATION, $\mathrm{V}_{\text {OUT }}=-12 \mathrm{~V}, \mathrm{I}_{\text {OUT }}=100 \mathrm{~mA}$

## Application Note 1934

## Typical Performance Curves $\mathrm{v}_{\mathrm{IN}}=24 \mathrm{v}, \mathrm{v}_{\text {OUT }}=-5 \mathrm{~V}, \mathrm{MODE}=\mathrm{PWM}, \mathrm{FSW}=800 \mathrm{kHz}, \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$



FIGURE 17. START-UP AT 500 mA

$1 \mu \mathrm{~s} / \mathrm{DIV}$
FIGURE 19. STEADY STATE AT 500mA LOAD


FIGURE 18. SHUTDOWN AT 500mA

$50 \mu \mathrm{~s} / \mathrm{DIV}$
FIGURE 20. LOAD TRANSIENT


FIGURE 21. LOAD TRANSIENT

[^0]
[^0]:    Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that the Application Note or Technical Brief is current before proceeding.

    For information regarding Intersil Corporation and its products, see www.intersil.com

